Abstract : The novel threshold fine voltage (hereafter Vt) control method within a wafer was successfully developed. The locally differentiated scanning ion implant (hereafter LDSi) was developed in order to equalize Vt within a whole wafer. The wafer that was done by LDSi method showed very small Vt variation range of 117mV @ thin PMOS short channel (Vt range made by conventional implant without LDSi : 224mV). There was no long channel Vt shift. The portion of high speed DRAMs over 1GHz was increased from 47% to 84% by LDSi without IDD2 fail rate loss. Without decreasing of wafer per hour, we got the dramatic results.
I. Introduction
According as device design rule is decreased and wafer size is increased, there are many efforts to reduce Vt variation within a wafer. Vt variation caused by DRAM process steps is originated by many reasons such as sidewall oxide thickness and gate critical dimension (hereafter CD) within a wafer. Fig.  1 shows DRAMs peripheral thin PMOS Vt that has a 224mV Vt difference from center to edge within a wafer. Circular IDD2 fail could be explained by thin PMOS Vt variation within a wafer. Vt variation within a wafer should be reduced for high device performance. A matter of primary conventional implant concern was how dose uniformity controlled precisely within a wafer [1] . In result of this effort, modern implant dose controllability within a wafer was enhanced before but, good dose controllability couldn't solve Vt variation issue. To solve this issue, new selective dose control method was invented for equalizing Vt and so increasing high speed device portion within a wafer. In this paper, we would like to introduce a new in-situ selective dose control implant method, namely LDSi, that could reduce Vt variation and increase high speed device portion within a wafer. We investigated not only the relationship between Vt variation and sidewall oxide thickness, but also the correlation between Vt variation and high speed device portion within a wafer.
II. Experimental
To solve the problem of Vt variation within a wafer, we simply modified Viista HC conventional low energy implanter with controllable implant scanning speed, namely LDSi. Conventional implanter had both fixed X direction beam scanning speed and Y direction wafer scanning speed therefore always same doses were implanted within a whole wafer. Modified LDSi Viista HC with variable Y direction wafer scanning speed system could implant different doses at the 3 different areas that were needed to control Vt at special area within a wafer. If additional doses are needed to be implanted at special area, Y direction wafer scanning speed is slow down at that area. On the contrary, decreased doses are implanted with fast scanning speed. To confirm the relationship between Vt and sidewall oxide thickness, it was measured by scanning electron microscopy (hereafter SEM). To certificate the effects of LDSi method, Therma wave (hereafter TW) measuring, Vt uniformity, IDD2 fail analysis and device speed quality were analyzed. There were many implant process steps to apply LDSi such as cell Vt adjust, peripheral PMOS, NMOS Vt adjust and source drain junction implant. In this paper we show the results of peripheral PMOS source drain junction LDSi in the 90nm GDDR4.
III. Results and discussion
Peripheral Vt variation within a wafer could cause decreasing high speed device portion within a wafer. IDD2 fail rate was increased at low Vt and device speed was dropped at high Vt. High Vt at the edge region issue was originated by variation of gate sidewall oxide thickness. Fig. 2 shows the relationship between thin PMOS Vt and sidewall oxide thickness variation measured by CD(critical dimension) -SEM. Normally thicker sidewall oxide thickness had high Vt. As shown in Fig.2 , major factor of Vt variation within a wafer is sidewall oxide thickness. Sidewall oxide thickness at wafer edge region was normally thicker than center region. Sidewall oxide was deposited by furnace batch type chemical vapor deposition (hereafter CVD) that had one gas inlet around wafers with rotator. Because CVD gas was injected from edge region to center region, gas depletion effect was happened at center region and thickness is thinner than edge region. Our device had following issues. Thin PMOS Vt variation between wafer center and edge was 224mV and thin PMOS Vt versus source drain dose dependency was 15mV down per 1E14 dose. These issues could be improved by peripheral source drain junction LDSi. To meet Vt target and improve Vt variation, doses at Center area were fixed and at edge area were increased up to 5.4E14 with LDSi. Before LDSi applied to product wafers, bare wafer LDSi test was certificated by TW. Fig.3 shows that result. Fig. 4 (a) and (b) shows the improvement results of LDSi IDD2 fail map and thin PMOS short channel Vt variation. As shown in Fig. 4 (a) , thin PMOS short channel Vt and IDD2 fail map were equalized and had random maps. Thin PMOS short channel Vt was decreased from 224mV to 117mV. In the IDD2 fail rate map, Dark color is closed to IDD2 fail and bright color is away from IDD2 fail.
As shown in Fig. 4 (c) and (d) , conventional implanter could implant only fixed dose quantity within a whole wafer. If we want to decrease Vt at the edge region for increasing high speed device portion or equalizing Vt uniformity, we have a no margin to decrease Vt at center region. If edge Vt is decreased, center Vt is decreased too. In opposition to conventional implant, Because LDSi can implant different dose quantity at the 3 separated regions, we make Vt equalize and have a margin to decrease Vt within all area before IDD2 fail limit. As shown in Fig.5 , we make a comparative study of high speed device portion between LDSi and conventional implant. The portion of high speed DRAMs over 1GHz that include speed A and B was increased from 47% to 84% by LDSi. Selective over dose implant compensated for high Vt in the edge region and compensated edge region DRAMs speed was increased. There was no throughput and yield loss during applying LDSi.
IV. Conclusion
We successfully developed the newest Vt fine control method within a wafer, namely LDSi, for DRAMs and other devices. LDSi is good for reducing Vt variation and increasing high speed device portion within a wafer. LDSi could be applied immediately because there was no throughput loss. The wafer that was done by LDSi method showed very small Vt variation range of 117mV @ thin PMOS short channel (Conventional implant method Vt range : 224mV) and could increase current with decreasing of IDD2 fail rate. The portion of high speed DRAMs over 1GHz was increased from 47% to 84% by LDSi without IDD2 fail rate loss. From these results, LDSi could be key doping solution to solve the issue of Vt variation within a wafer to be caused by decreasing design rule and increasing wafer size. 
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